


# Compal Confidential

Model Name : Q1VZC

File Name :LA-8941P

BOM P/N:43



# Compal Confidential

## Q1VZC M/B Schematics Document

Intel Sandy Bridge ULV Processor + Panther Point PCH

2012-04-19


REV:1.0

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Q1VZC M/B LA-8941P Schematic Rev 1.0
Date	Friday, April 20, 2012	Sheet	1	of 45

# Compal Confidential

Model Name : Q1VZC

File Name :LA-8941P



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Q1VZC M/B LA-8941P Schematic
				Rev 1.0
				Date: Friday, April 20, 2012
				Sheet 2 of 45

## Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for CPU	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+VCCSUS3_3	+3VALW to +VCCSUS3_3 power rail for PCH (Short Jump)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VREF_SUS	+5VALW to +5VREF_SUS power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

## EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

## PCH SM Bus address

Device	Address
ChannelA DIMM0 A0	1010 000X JDIMM1(STD)
ChannelB DIMM0 B0	1010 010X JDIMM2(REV)

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

## Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

## BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

## BTO Option Table

BTO Item	BOM Structure
Celeron 867	C867@
Pentium 977	P977@
Unpop	@
eDP Panel	EDP@
LVDS Panel	LVDS@
Connector	CONN@
USB3 Only	USB3@
Deep S3	DS3@
Normal S3	S3@
Intel i5/i7 CPU only	I57@
Celeron/Pentium/i3 CPU only	CP3@

## USB Port Table


USB 2.0	USB 1.1	Port	3 External USB Port	
EHCI1	UHCI0	0		
		1	USB 2.0(Options for USB3.0)	
	UHCI1	2	USB port(Left 2.0)	
		3	USB Port(Left 2.0)	
		4		
EHCI2	UHCI2	5		
		6		
	UHCI3	7		
		8	Mini Card(WLAN)	
		9		
	UHCI4	UHCI5	10	Camera
			11	
UHCI6		12		
		13		

USB 3.0	Port	
XHCI	1	
	2	USB Port(Right 3.0)
	3	
	4	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Q1VZC M/B LA-8941P Schematic
				Rev 1.0
				Date: Friday, April 20, 2012
				Sheet 3 of 45

PEG\_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms  
 PEG\_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms  
 can't be left floating ,even if disable eDP function...





<b>C867@</b>	<b>Celeron 867</b>	HR	1.3G	SA00005BH40(S IC AV8062701148901 SR0FK J1 1.3G ABO!)
<b>P977@</b>	<b>Pentium 977</b>	HR	1.4G	SA00005BJ50(S IC AV8062701147701 SR0FB J1 1.4G ABO!)
<b>I2467@</b>	<b>i5-2467M</b>	HR	1.6G	SA00004X010(S IC AV8062701047504 SR0D6 J1 1.6G ABO!)
<b>I2367@</b>	<b>i3-2367M</b>	HR	1.4G	SA000051H60(S IC AV8062701047904 SR0CV J1 1.4G ABO!)
<b>C877@</b>	<b>Celeron 877</b>	HR	1.4G	SA00005QI00(S IC AV8062701148001 QB35 J1 1.4G BGA)
<b>P987@</b>	<b>Pentium 987</b>	HR	1.5G	SA00005QH00(S IC AV8062701147601 QB31 J1 1.5G BGA)
<b>P967@</b>	<b>Pentium 967</b>	HR	1.3G	SA000051J40(S IC AV8062701147801 SR0FC J1 1.3G ABO!)
<b>I2377@</b>	<b>i3-2377M</b>	HR	1.5G	SA00005MX10(S IC AV8062701048004 QAXQ J1 1.5G BGA)
<b>I3317@</b>	<b>i5-3317U</b>	CR	1.7G	SA00005K650(S IC AV8063801058002 QC9E L1 1.7G BGA)
<b>I3667@</b>	<b>i7-3667U</b>	CR	2G	SA00005LA50(S IC AV8063801057405 QC9B L1 2G BGA 1023)
<b>I3217@</b>	<b>i3-3217U</b>	CR	1.8G	SA00005L530(S IC AV8063801058400 QC56 L0 1.8G ABO!)
<b>I3427@</b>	<b>i5-3427U</b>	CR	1.8G	SA00005L9A0(S IC AV8063801057801 SR0N7 L1 1.8G BGA)
<b>I3517@</b>	<b>i7-3517U</b>	CR	1.9G	SA00005K540(S IC AV8063801057605 QC9C L1 1.9G BGA)



Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Compal Electronics, Inc. <b>PROCESSOR(I/7) DMI,FDI,PEG</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISIONAL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date	Friday, April 20, 2012	Sheet	4 of 45
Custom	Q1VZC M/B LA-8941P Schematic	Rev	1.0		






S0  
 DRAMRST\_CNTRL\_PCH\_high\_MOS\_ON  
 SM\_DRAMRST#\_HIGH,DDR3\_DRAMRST#\_HIGH  
 Dimm not reset


S3  
 DRAMRST\_CNTRL\_PCH\_Low\_MOS\_OFF  
 SM\_DRAMRST#\_lo,DDR3\_DRAMRST#\_HIGH  
 Dimm not reset

S4,5  
 DRAMRST\_CNTRL\_PCH\_Low\_MOS\_OFF  
 SM\_DRAMRST#\_lo,DDR3\_DRAMRST#\_low  
 Dimm reset


Security Classification	Compal Secret Data		Title	Compal Electronics, Inc. <b>PROCESSOR(3/7) DDRIII</b>
Issued Date	2011/11/22	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number			Revision	File
Q1VZC M/B LA-8941P Schematic			1.0	
Date: Friday, April 20, 2012			Sheet	6 of 45




# CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



eDP enable	
CFG4	* 1: Disable 0: Enable



PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) 1x16 PCI Express * 10: 2x8 PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

**INTEL Recommend VCC**  
**4\*470UF, 12\*22uF(0805) and 35\*2.2uF(0402)**  
**PD0.8**  
**CAP at P.51**

**INTEL Recommend VCCIO**  
**2\*330UF, 10\*10uF(0603) and 26\*1uF(0402)**  
**PD0.8**  
**CAP at P.51**

**POWER**

ULV type  
 DC 33A

8.5A

+CPU\_CORE

+1.05VS\_VTT

PEG IO AND DDR IO


CORE SUPPLY

- A26 VCC[1]
- A29 VCC[2]
- A31 VCC[3]
- A34 VCC[4]
- A35 VCC[5]
- A38 VCC[6]
- A39 VCC[7]
- A42 VCC[8]
- C26 VCC[9]
- C27 VCC[10]
- C32 VCC[11]
- C34 VCC[12]
- C37 VCC[13]
- C39 VCC[14]
- C42 VCC[15]
- D27 VCC[16]
- D32 VCC[17]
- D34 VCC[18]
- D37 VCC[19]
- D39 VCC[20]
- D42 VCC[21]
- E26 VCC[22]
- E28 VCC[23]
- E32 VCC[24]
- E34 VCC[25]
- E37 VCC[26]
- E38 VCC[27]
- F25 VCC[28]
- F26 VCC[29]
- F29 VCC[30]
- F32 VCC[31]
- F34 VCC[32]
- F37 VCC[33]
- F38 VCC[34]
- F42 VCC[35]
- G42 VCC[36]
- H25 VCC[37]
- H26 VCC[38]
- H28 VCC[39]
- H29 VCC[40]
- H32 VCC[41]
- H34 VCC[42]
- H35 VCC[43]
- H37 VCC[44]
- H38 VCC[45]
- H40 VCC[46]
- J25 VCC[47]
- J26 VCC[48]
- J28 VCC[49]
- J29 VCC[50]
- J32 VCC[51]
- J34 VCC[52]
- J35 VCC[53]
- J37 VCC[54]
- J38 VCC[55]
- J40 VCC[56]
- J42 VCC[57]
- K26 VCC[58]
- K27 VCC[59]
- K29 VCC[60]
- K32 VCC[61]
- K34 VCC[62]
- K35 VCC[63]
- K37 VCC[64]
- K39 VCC[65]
- K42 VCC[66]
- L25 VCC[67]
- L28 VCC[68]
- L33 VCC[69]
- L36 VCC[70]
- L40 VCC[71]
- N26 VCC[72]
- N30 VCC[73]
- N34 VCC[74]
- N38 VCC[75]
- N38 VCC[76]

- AF46 VCCIO[1]
- AG48 VCCIO[3]
- AG50 VCCIO[4]
- AG51 VCCIO[5]
- AJ17 VCCIO[6]
- AJ21 VCCIO[7]
- AJ25 VCCIO[8]
- AJ43 VCCIO[9]
- AJ47 VCCIO[10]
- AK50 VCCIO[11]
- AK51 VCCIO[12]
- AL14 VCCIO[13]
- AL15 VCCIO[14]
- AL16 VCCIO[15]
- AL20 VCCIO[16]
- AL22 VCCIO[17]
- AL26 VCCIO[18]
- AL45 VCCIO[19]
- AL48 VCCIO[20]
- AM17 VCCIO[21]
- AM21 VCCIO[22]
- AM43 VCCIO[23]
- AM47 VCCIO[24]
- AN20 VCCIO[25]
- AN42 VCCIO[26]
- AN45 VCCIO[27]
- AN48 VCCIO[28]
- AA14 VCCIO[30]
- AA15 VCCIO[31]
- AB17 VCCIO[32]
- AB20 VCCIO[33]
- AC13 VCCIO[34]
- AD16 VCCIO[35]
- AD18 VCCIO[36]
- AD21 VCCIO[37]
- AE14 VCCIO[38]
- AE15 VCCIO[39]
- AF16 VCCIO[40]
- AF18 VCCIO[41]
- AF20 VCCIO[42]
- AG15 VCCIO[43]
- AG16 VCCIO[44]
- AG17 VCCIO[45]
- AG20 VCCIO[46]
- AG21 VCCIO[47]
- AJ14 VCCIO[48]
- AJ15 VCCIO[49]

For DDR

For PEG



Place the PU resistors close to CPU

Place the PU resistors close to VR

Should change to connect form power circuit & layout differential with VCCIO\_SENSE.

Check list 1.5

Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/11/22	Deciphered Date	2012/11/22		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title	PROCESSOR(5/7) PWR,BYPASS	
Size	Custom	Document Number	Q1VZC M/B LA-8941P Schematic	Rev	1.0
Date:	Friday, April 20, 2012	Sheet	8	of	45




**INTEL Recommend VAXG**  
 2\*470uF,6\*22uF(0805) and 6\*10uF(0603)  
 11\*1U(0402)  
 PD0.8

**INTEL Recommend VCCPLL**  
 1\*330uF,2\*1uF(0402)  
 PD0.8

**INTEL Recommend VCCSA**  
 1\*330uF,5\*10uF(0603) ,5\*1uF(0402)  
 PD0.8

**POWER**




+V\_SM\_VREF should have 20 mil trace width

**INTEL Recommend VDDQ**  
 1\*330uF,8\*10uF(0603) ,10\*1uF(0402)  
 PD0.8

SGA20331E10 S POLY C 330U  
 2V Y D2 LESR9M EEF5X H1.9



CR CheckList Rev1.5

VCCSA					
VID0	VID1	Vout	HR	CR	
0	0	0.9V	V	V	
0	1	0.85V	V	V	
1	0	0.775V	X	V	
1	1	0.75V	X	V	







IVY-BRIDGE\_BGA1023  
C867@


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title <b>PROCESSOR(7/7) VSS</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Friday, April 20, 2012	Sheet	10 of 45	








**Layout Note:**  
Place near JDIMM1





**Layout Note:**  
Place near JDIMM1.203,204







All VREF traces should have 10 mil trace width
























**Layout Note:**  
Place near JDIMM2



**Layout Note:**  
Place near JDIMM2.203,204

All VREF traces should have 10 mil trace width








No use PU 10K +3VS  
GPIO19 has internal Pull up

Boot BIOS Strap		
Boot BIOS	GPIO51	GPIO19
LPC	0	0
Reserved	0	1
-	1	0
* SPI	1	1


Security Classification	Compal Secret Data		
Issued Date	2011/11/22	Deciphered Date	2012/11/22
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Title		
PCH (I9) SATA,HDA,SPI, LPC, XDP		
Size	Document Number	Rev
Custom	Q1VZC M/B LA-8941P Schematic	1.0
Date:	Friday, April 20, 2012	Sheet 13 of 45



Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	<b>Compal Electronics, Inc.</b> <b>PCIE (2/9) PCIE, SMBUS, CLK</b>	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
Date:	Friday, April 20, 2012	Sheet:	14	of	45





not support Deep S4,S5 can be left unconnected. Check list1.5 P.81

not support AMT APWROK can mux with PWROK (check list1.5 P.47)

1/11 Add "ACPRESENT" signal. (follow Q5LJ1)

No use PU 10K +3VALW


Ring Indicator CRB1.0 PU 10K +3VALW

not support Deep S4,S5 DPWROK mux with RSMRST# check list1.5 P.50

Can be left NC when IAMT is not support on the platform

not support Deep S4,S5 can NC PCH EDS1.5 P.75

No use PU 10K +3VALW




tell PCH all power ok but cpu core


ALL power OK

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Q1VZC M/B LA-8941P Schematic
				Rev 1.0
Date:	Friday, April 20, 2012	Sheet	15 of 45	

**UMA Panel Backlight ON/OFF**




**PD 100K at EC side**






**Check list 1.5 P.60 disable Graphics ALL Can NC but DAC\_IREF still need PD**


**LVDS disable: DATA/Clock/Control an NC VCC\_TX\_LVDS,VCCA\_LVDS PD to GND**



**UM77 not support LVDS/CRT**





**U16D**



Security Classification	Compal Secret Data	
Issued Date	2011/11/22	Deciphered Date
		2012/11/22
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

<b>Compal Electronics, Inc.</b>		
<b>PCH (4/9) LVDS,CRT,DP,HDMI</b>		
Title	Document Number	Rev
	Q1VZC M/B LA-8941P Schematic	1.0
Date:	Friday, April 20, 2012	Sheet 16 of 45







Boot BIOS Strap			
GNT1# / GPIO51	Bit11	Bit10	Reserved
Internal PH	0	1	PCI
PH	1	0	PCI *
PH	1	1	SPI
PH	0	0	LPC

CR Check list 1.5 only use for GPIO  
No use PU +3VS

CR Check list 1.5 only use for GPIO  
PH(Internal PH), GPIO PU +3VS







USB3.0



PCI Interrupt Requests

Request	GPIO	Destination
PCI_PIRQA#	K40	PIRQA#
PCI_PIRQB#	K38	PIRQB#
PCI_PIRQC#	H38	PIROC#
PCI_PIRQD#	C38	PIRQD#
PCH_GPIO50	C46	REQ1# / GPIO50
PCH_GPIO52	C42	REQ2# / GPIO52
PCH_GPIO54	E40	REQ3# / GPIO54
PCH_GPIO51	D47	GNT1# / GPIO51
PCH_GPIO53	E42	GNT2# / GPIO53
PCH_GPIO55	F46	GNT3# / GPIO55
PCH_GPIO2	G42	PIRQE# / GPIO2
PCH_GPIO3	G40	PIRQF# / GPIO3
PCH_GPIO4	C42	PIRQ3# / GPIO4
PCH_GPIO5	D44	PIRQH# / GPIO5





HM70 not support USB2.0 for port 4-7 & 12 & 13

Mini Card (WLAN)

CMOS Camera (LVDS)

DMI,FDI Termination Voltage		*Note:457511 Rev 1.3-p.20
DF_TVSS	Set to Vcc when HIGH	HR CPU NC
	Set to Vss when LOW	HR&CR co-lay CPU PU




HDA\_SYNC PH(PLL =+1.5VS)


**GPIO28**

**On-Die PLL Voltage Regulator**


This signal has a weak internal pull up  
 \* H : On-Die PLL voltage regulator enable  
 L : On-Die PLL Voltage Regulator disable



**Deep S4,S5 wake event signal**  
**RTC alarm, Power BTN, GPIO27**  
**PCH\_GPIO27 (Have internal Pull-High)**  
**Deep S4,S5 wake event signal**



**SATA2GP/GPIO36 & SATA3GP/GPIO37**  
**Sampled at Rising edge of PWROK.**  
**Weak internal pull-down.**  
**(weak internal pull-down is disabled after PLTRST# de-asserts)**  
**NOTE: This signal should NOT be pulled high when strap is sampled**



12/13 Add


**GPIO24 Unmultiplexed**  
**NOTE: GPIO24 configuration register bits are not cleared by CF9h reset event.**  
**CRB1.0 PU 10K to +3VALW**

**Fan Tachometer Inputs**  
**TACH1-7 only on server can insted to GPIO**

No use PU 10K +3VS	PCH_GPIO0	T7
No use PU 10K +3VS	PCH_GPIO1	A42
No use PU 10K +3VS	PCH_GPIO6	H36
No use PU 10K +3VS	<29> EC_SCI#	E38
No use PU 10K +3VALW	<29> EC_SMI#	C10
No use PU +3VALW	PCH_GPIO12	C4
No use PU +3VALW	<29> EC_LID_OUT#	G2
No use PU +3VS	PCH_GPIO16	U2
No use PU +3VS	PCH_GPIO17	D40
No use PU 10K +3VS	PCH_GPIO22	T5
No use PU +3VALW	PCH_GPIO24	E8
No use PD 10K to GND	PCH_GPIO27	E16
No use PU 10K +3VALW	PCH_GPIO28	P8
No use PU 10K +3VS	PCH_GPIO34	K1
No use can NC	PAD T20 @	K4
Can't PU	PCH_GPIO35	V8
Can't PU	PAD T21 @	M5
No use PU 10K +3VS	PCH_GPIO38	N2
No use PU 10K +3VS	PCH_GPIO39	M3
No use PU 10K +3VS	PCH_GPIO48	V13
SATA5GP&TEMP_ALERT# CRB PU 10K +3VS	PCH_GPIO49	V3
No use PU +3VALW	PCH_GPIO57	D6

9/15 Layout request remove Test point They will route by itself


GPIO36/GPIO37 is Strap functionality that requires internal pull down to be sampled at rising PWROK. When uses as SATA2GP/SATA3GP for mechanical presence detect -use a external pull up 150K-200K ohm to Vcc3\_3 When used as GP input -ensure GPI is not driven high during strap sampling window When Unused as GPIO or SATA\*GP -use 8.2K-10K pull-down check list page 47



11/21 EDP @->POP

LVDS/eDP	GPIO71
LVDS	1
eDP	0

U16F	BMBUSY# / GPIO0	TACH4 / GPIO68	C40	PCH_GPIO68
	TACH1 / GPIO1	TACH5 / GPIO69	B41	PCH_GPIO69
	TACH2 / GPIO6	TACH6 / GPIO70	C41	PCH_GPIO70
	TACH3 / GPIO7	TACH7 / GPIO71	A40	PCH_GPIO71
	GPIO8			
	LAN_PHY_PWR_CTRL / GPIO12			
	GPIO15			
	SATA4GP / GPIO16			
	TACH0 / GPIO17			
	SCLOCK / GPIO22			
	GPIO24 / MEM_LED			
	GPIO27			
	GPIO28			
	STP_PC# / GPIO34			
	GPIO35			
	SATA2GP / GPIO36			
	SATA3GP / GPIO37			
	SLOAD / GPIO38			
	SDATAOUT0 / GPIO39			
	SDATAOUT1 / GPIO48			
	SATA5GP / GPIO49			
	GPIO57			






INIT3\_3V Checklist1.5 P.69  
 This signal has weak internal PU, can't pull low, leave NC

TS\_VSS1-4 PD to GND


9/15 Layout request remove Test point They will route by itself

PECI CPU-EC  
 CTRL+ALT+DEL  
 non CPU power ok  
 130c shut down





PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
V_PROC_IO	1.05	0.002	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltage
Vcc3_3	3.3	0.178	I/O Buffer Voltage
VccADAC	3.3	0.063	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.075	Display PLL A power
VccADPLLB	1.05	0.075	Display PLL B power
VccCore	1.05	1.73	Internal Logic Voltage
VccDMI	1.05	0.047	DMI Buffer Voltage
VccIO	1.05	3.799	Core Well I/O buffers
VccASW	1.05	0.803	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.01	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.065	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)




+1.05V analog internal clock PLL Can NC


Not support Deep S4,S5 connect to +3VALW

supplied by internal 1.05V VR must NC

**GPIO28**  
**On-Die PLL Voltage Regulator**  
**H On-Die PLL voltage regulator enable**  
**VCCFDIPLL,VCCAPLLEXP,VCCAPLLDMI2,VCCAPLLSATA**




**SGA20331E10**  
**330U 2V H1.9**  
**9mohm POLY**



supplied by internal 1.05V VR Must NC

isolation between SSC (AG33) and DIFFCLKN(AF33,AF34,AG34) 18mil width(DIFFCLKN) 10mil (SSC)



**POWER**

3mA

65mA

1mA

1mA

75mA

55mA

95mA


2mA

10mA

- VCCACK
- VCCDSW3\_3
- VCC3\_3[5]
- VCCAPLLDMI2
- VCCIO[14]
- VCCASW[1]
- VCCASW[2]
- VCCASW[3]
- VCCASW[4]
- VCCASW[5]
- VCCASW[6]
- VCCASW[7]
- VCCASW[8]
- VCCASW[9]
- VCCASW[10]
- VCCASW[11]
- VCCASW[12]
- VCCASW[13]
- VCCASW[14]
- VCCASW[15]
- VCCASW[16]
- VCCASW[17]
- VCCASW[18]
- VCCASW[19]
- VCCASW[20]
- VCCRTCEXT
- VCCADPLLA
- VCCADPLLB
- VCCIO[7]
- VCCIO[8]
- VCCIO[11]
- VCCIO[10]
- VCCASW[22]
- VCCASW[23]
- VCCASW[21]
- VCCRTIC
- VCCSUS3\_3
- VCCSUS3\_3[7]
- VCCSUS3\_3[8]
- VCCSUS3\_3[9]
- VCCSUS3\_3[10]
- VCCSUS3\_3[6]
- VCCIO[34]
- V5REF\_SUS
- V5REF
- VCCSUS3\_3[2]
- VCCSUS3\_3[3]
- VCCSUS3\_3[4]
- VCCSUS3\_3[5]
- VCC3\_3[2]
- VCC3\_3[8]
- VCC3\_3[4]
- VCC3\_3[2]
- VCCIO[5]
- VCCIO[12]
- VCCIO[13]
- VCCIO[6]
- VCCAPLLSATA
- VCCVRM[1]
- VCCIO[2]
- VCCIO[3]
- VCCIO[4]
- VCCASW[22]
- VCCASW[23]
- VCCASW[21]
- VCCSUS3\_3

Clock and Miscellaneous

VCC3\_3 = 178mA detail waiting for newest spec  
 VCCDMI = 47mA detail waiting for newest spec





For Deep S3 turn off +V5REF\_SUS, +VCCSUS3\_3

supplied by internal 1.05V VR Must NC

**GPIO28**  
**On-Die PLL Voltage Regulator**  
**H On-Die PLL voltage regulator enable**  
**VCCFDIPLL,VCCAPLLEXP,VCCAPLLDMI2,VCCAPLLSATA**








Need +3VALW and 0.1u close PCH

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc. <b>PCH (8/9) PWR</b>
Issued Date	2011/11/22	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number	Q1VZC M/B LA-8941P Schematic			Rev
Date	Friday, April 20, 2012	Sheet	20	of 45






Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Compal Electronics, Inc. <b>PCH (9/9) VSS</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>Q1VZC M/B LA-8941P Schematic</b> Date: Friday, April 20, 2012
				Rev <b>1.0</b> Sheet 21 of 45

# LCD POWER CIRCUIT




# LCD/LED PANEL Conn.









Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title
				LVDS&eDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date:	Friday, April 20, 2012	Sheet	22 of 45	Rev 1.0







<16>	PCH_DPB_N0	C251	2	1	0.1U_0402_16V7K	HDMI TX2-
<16>	PCH_DPB_P0	C252	2	1	0.1U_0402_16V7K	HDMI TX2+
<16>	PCH_DPB_N1	C253	2	1	0.1U_0402_16V7K	HDMI TX1-
<16>	PCH_DPB_P1	C254	2	1	0.1U_0402_16V7K	HDMI TX1+
<16>	PCH_DPB_N2	C255	2	1	0.1U_0402_16V7K	HDMI TX0-
<16>	PCH_DPB_P2	C256	2	1	0.1U_0402_16V7K	HDMI TX0+
<16>	PCH_DPB_N3	C257	2	1	0.1U_0402_16V7K	HDMI CLK-
<16>	PCH_DPB_P3	C258	2	1	0.1U_0402_16V7K	HDMI CLK+






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number	Date:
				Q1VZC M/B LA-8941P Schematic	Friday, April 20, 2012
				Sheet	23 of 45



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/1/22	Deciphered Date	2012/1/22	Title	CRT&HDD Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	Q1VZC	Document Number	M/B LA-8941P Schematic	Rev	1.0
Date	Friday, April 20, 2012	Sheet	24	of	45






	SPROM_CLK (EBCLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1


## LAN Connector

C474, C475 and D14  
 ME interfere, do not pop!!





Place close to TCT pin

3/1 Add (ESD request)



11/30 Modify(EMI Request)



40mil


EMI Request

R04 modify for EMI

R03 Modify


R04 modify

## Card Reader Connector





SP07000TF00  
 12/23 Modify (2in1 CARD READER)  
 (板上 2.85mm)

2/25 Change symbol of Q16 from SB000009080 to SB00000EN00




3/1 Add (EMI request)

R04 modify



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/11/22	Deciphered Date	2012/11/22
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>Card Reader</b> Document Number <b>Q1VZC M/B LA-8941P Schematic</b> Date: Friday, April 20, 2012
			Rev <b>1.0</b> Sheet 26 of 45



# MINI CARD(Wireless LAN)






Mini Card Power Rating

**WLAN&BT Combo module circuits**







	BT on module Enable	BT on module Disable
BT_CTRL	H	L
BT_ON#	L	H




# IO Board












# USB3.0










Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	IO Board & USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Q1VZC M/B LA-8941P Schematic
Date:	Friday, April 20, 2012	Sheet	28	of	45



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q1VZC M/B LA-8941P Schematic	1.0
Date:	Friday, April 20, 2012	Sheet	29	of 45	







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	TP/IO Port/ KB CONN/TPM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number			Rev	1.0
Custom	Q1VZC M/B LA-8941P Schematic			Date:	Friday, April 20, 2012
				Sheet	30 of 45





Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/06/24	Deciphered Date		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Date: Friday, April 20, 2012			Sheet	31 of 45

# FAN1 Conn




CPU support plate




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN & Screw Hole	
Size	Document Number	Rev		Date:	
Custom	Q1VZC M/B LA-8941P Schematic	1.0		Friday, April 20, 2012	
		Sheet		32 of 45	




**+5VALW TO +5VS**







**+3VALW to +3VALW\_PCH(PCH AUX Power)**




**+3VALW TO +3VS**




**+1.5V to +1.5VS**




**+0.75VS**




**+1.05VS\_VTT**







**+1.8VS**




**+1.5V**



Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>Q1VZC M/B LA-8941P Schematic</b>
Date:	Friday, April 20, 2012	Sheet	33	of 45





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/1/22	Deciphered Date	2012/1/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR DCIN / Pre-charge	
				Size	Document Number
Date: Friday, April 20, 2012				Sheet	34 of 45




Security Classification	Compal Secret Data		Title	
Issued Date	2011/1/22	Deciphered Date	2012/11/22	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>PWR-BATTERY CONN/OTP</b> Size Document Number Custom Q1VZC M/B LA-8941P Schematic Rev 1.0 Date: Friday, April 20, 2012 Sheet 35 of 45

for reverse input protection




Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	PWR DCIN / Pre-charge
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev	Date: Friday, April 20, 2012	
Custom	Q1VZC M/B LA-8941P Schematic	1.0	Sheet	36 of 45



R<sub>ds</sub>=13.5m (min)  
= 16.5m (max)

(1) SMPS1=300KHZ (+5VALWP)  
(2) SMPS2=355KHZ (+3VALWP)



**+3.3VALWP**  
 I<sub>peak</sub>=5.6A ; 1.2I<sub>peak</sub>=6.72A; I<sub>max</sub>=3.92A  
 f=375KHz, L=4.7UH  
 R<sub>ds(on)</sub>=13~16m ohm  
 $1/2\Delta I = 1/2 * (19-3) * (3/19) / (375KHz * 4.7UH) = 1.48/2 = 0.74A$   
 V<sub>limit</sub>=10\*10<sup>-6</sup>\*150Kohm/10=0.15V  
 I<sub>limit</sub>=0.15/(16m\*1.2)~0.15/(13m)=7.82A~11.53A  
 I<sub>ocp</sub>=7.7A (8.536A>8.4A -> ok)

**+5VALWP**  
 I<sub>peak</sub>=7A ; 1.2I<sub>peak</sub>=8.4A; I<sub>max</sub>=4.9A  
 f=300KHz, L=4.7UH, R<sub>entrip</sub>=154k ohm  
 R<sub>ds(on)</sub>=15~18m ohm  
 $1/2\Delta I = 1/2 * (19-5) * (5/19) / (300KHz * 4.7UH) = 1.63/2 = 0.815A$   
 V<sub>limit</sub>=10\*10<sup>-6</sup>\*154Kohm/10=0.15V  
 I<sub>limit</sub>=0.15/(18m\*1.2)~0.15/(15m)=7.13~10.26A  
 I<sub>ocp</sub>=14.2A

確認PR51


Security Classification	Compal Secret Data			Title	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	3VALWP/5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date	Friday, April 20, 2012	Sheet	37 of 45
Custom	Q1VZC M/B LA-8941P Schematic	Rev	1.0		

Compal Electronics, Inc.

3VALWP/5VALWP

Q1VZC M/B LA-8941P Schematic

Sheet 37 of 45



FB=0.75V  
 To GND = 1.5V  
 To VDD = 1.35V

<Vo=1.5V> VFB=0.75V  
 V=0.75\*(1+10K/10.5K)=1.52V  
 Fsw=286K to 200KHz


Cout ESR=17m ohm Rds(on)(max)=16.5 mohm Rds(on)(typ)=13.5 mohm.  
 Ipeak=12 A, Imax=8.4A, Iocp=14.4A

Delta I=(Vin-Vo)\*(Vo/Vin)/(L\*Fsw)=2.195A  
 =>1/2Delta I=1.099A


Iocpmax=((21.5K\*11uA)/(0.0135))+0.5 delta I= A  
 Iocpmin=((21.5K\*9uA)/(0.0165))+0.5 delta I=15.6A

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off



1.8VSP  
Ipeak=1.24A  
Vout=0.6\*(1+(20K/10K))=1.8V




The 1k PD on the VCCSA VIDs are empty.  
These should be stuffed to ensure that  
VCCSA VID is 00 prior to VCCIO stability.

+VCC\_SAP  
TDC 4.2A  
Peak Current 6A  
OCP current 7.2A

VID [0]	VID[1]	VCCSA Vout(U1V only)
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

output voltage adjustable network



<Vo=1.05V> VFB=0.75V  
 V=0.704\*(1+4.02K/10K)=1.052V  
 Fsw=290KHz


Cout ESR=15m ohm Rds(on)=5.6 mohm Rds(on)(typ)=4.5 mohm.  
 Ipeak=15.6A, Imax=10.92A, Iocp=18.72A

$\Delta I = ((19 - 1.05) * (1.05 / 19)) / (L * Fsw) = 2.06A$

$I_{ocpmax} = ((15K * 11uA) / 0.0045) + 1.665A = 23.54A$   
 $I_{ocpmin} = ((15K * 9uA) / (0.0056 * 1.3)) + 1.665A = 19A$   
 Iocp=A


Security Classification	Compal Secret Data		Title	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	PWR +1.05VS_VCCPP/+0.75VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number Q1VZC M/B LA-8941P Schematic
				Rev 1.0
				Date: Friday, April 20, 2012
				Sheet 40 of 45






Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.
Issued Date	2011/11/22	Deciphered Date	2012/11/22	CPU/GFX CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number	01VZC M/B LA-8941P Schematic			Rev 1.0
Date	Friday, April 20, 2012	Sheet	41	of 45


**Mid-Frequency Decoupling  
12x22µF**




**Low-Frequency Decoupling 3x330 µF 9m**




**High-Frequency Decoupling  
16x2.2µF**




**High-Frequency Decoupling  
27x1µF**




**Mid-Frequency Decoupling  
6x22µF**





**Mid-Frequency Decoupling  
6x10µF 0603**




**Low-Frequency Decoupling 2x330 µF 9m**



**High-Frequency Decoupling  
11x1µF**



**Mid-Frequency Decoupling  
10x10µF**



**Low-Frequency Decoupling 1x330 µF 9m**




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		<b>Compal Electronics, Inc.</b> <b>PWR - PROCESSOR DECOUPLING</b>	
2011/11/22		2012/11/22		Size Document Number <b>Q1VZC M/B LA-8941P Schematic</b>	
Date		Date		Rev	
Friday, April 20, 2012		Sheet 42 of 45		1.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1			0.1			2010/12/29	
2			0.1	---		2010/12/29	
3						2011/02/08	
4						2011/02/08	
5						2011/02/08	
6				---		2011/02/08	
7				---		2011/02/16	
8				---		2011/05/13	PVT2
9				---		2011/05/13	PVT2
10				---		2011/05/13	PVT2
11				---		2011/05/13	PVT2
12						2011/05/13	PVT2
13							
14							
15							

Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	PIR (PWR)	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Custom	Document Number Q1VZC M/B LA-8941P Schematic
Date: Friday, April 20, 2012				Rev 1.0	Sheet 43 of 45



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/13	Deciphered Date	2012/06/13	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				1.0
				Date: Friday, April 20, 2012
				Sheet 44 of 45

